VERILOG_SOURCES += ../common/timescaleit.v $(WORKSHOPROOT)/rtl/Apb3Decoder.v
TOPLEVEL=Apb3Decoder
MODULE=Apb3DecoderTester

include ../common/Makefile.sim